00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020 #include "torc/bitstream/Virtex2P.hpp"
00021
00022 namespace torc {
00023 namespace bitstream {
00024
00025 enum { Empty = Virtex2P::eColumnTypeEmpty, Bram = Virtex2P::eColumnTypeBram,
00026 Clb = Virtex2P::eColumnTypeClb, Clock = Virtex2P::eColumnTypeClock,
00027 Dsp = Virtex2P::eColumnTypeDsp, Gtx = Virtex2P::eColumnTypeGtx,
00028 Iob = Virtex2P::eColumnTypeIob, END = boost::uint32_t(-1) };
00029
00030
00031 boost::uint32_t xc2vp2Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00032 DeviceInfo xc2vp2(805, 23, 35, xc2vp2Columns);
00033
00034
00035 boost::uint32_t xc2vp4Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00036 DeviceInfo xc2vp4(1820, 52, 35, xc2vp4Columns);
00037
00038
00039 boost::uint32_t xc2vp7Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00040 DeviceInfo xc2vp7(2652, 52, 51, xc2vp7Columns);
00041
00042
00043 boost::uint32_t xc2vp20Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00044 DeviceInfo xc2vp20(4556, 68, 67, xc2vp20Columns);
00045
00046
00047 boost::uint32_t xc2vp30Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00048 DeviceInfo xc2vp30(6432, 96, 67, xc2vp30Columns);
00049
00050
00051 boost::uint32_t xc2vp40Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00052 DeviceInfo xc2vp40(8632, 104, 83, xc2vp40Columns);
00053
00054
00055 boost::uint32_t xc2vp50Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00056 DeviceInfo xc2vp50(10296, 104, 99, xc2vp50Columns);
00057
00058
00059 boost::uint32_t xc2vp70Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00060 DeviceInfo xc2vp70(14260, 124, 115, xc2vp70Columns);
00061
00062
00063 boost::uint32_t xc2vp100Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00064 DeviceInfo xc2vp100(18340, 140, 131, xc2vp100Columns);
00065
00066
00067 boost::uint32_t xc2vpx20Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00068 DeviceInfo xc2vpx20(4556, 68, 67, xc2vpx20Columns);
00069
00070
00071 boost::uint32_t xc2vpx70Columns[] = { Iob, Gtx, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clock, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Clb, Clb, Clb, Clb, Bram, Empty, Clb, Clb, Gtx, Iob, END };
00072 DeviceInfo xc2vpx70(14260, 124, 115, xc2vpx70Columns);
00073
00074 }
00075 }